blarsen / rpms / gdb

Forked from rpms/gdb 2 years ago
Clone
bf98f15
2007-10-21  Luis Machado  <luisgpm@br.ibm.com>
bf98f15
bf98f15
	* rs6000-tdep.c (ppc_dwarf2_frame_init_reg): New function.
bf98f15
	* (rs6000_gdbarch_init): Install ppc_dwarf2_frame_init_reg as
bf98f15
	default dwarf2_frame_set_init_reg function.
bf98f15
		
bf98f15
===================================================================
bf98f15
RCS file: /cvs/src/src/gdb/rs6000-tdep.c,v
bf98f15
retrieving revision 1.292
bf98f15
retrieving revision 1.293
bf98f15
diff -u -r1.292 -r1.293
bf98f15
--- src/gdb/rs6000-tdep.c	2007/10/19 12:26:34	1.292
bf98f15
+++ src/gdb/rs6000-tdep.c	2007/10/21 20:04:47	1.293
bf98f15
@@ -2947,6 +2947,68 @@
bf98f15
   return &rs6000_frame_base;
bf98f15
 }
bf98f15
 
bf98f15
+/* DWARF-2 frame support.  Used to handle the detection of
bf98f15
+  clobbered registers during function calls.  */
bf98f15
+
bf98f15
+static void
bf98f15
+ppc_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,
bf98f15
+			    struct dwarf2_frame_state_reg *reg,
bf98f15
+			    struct frame_info *next_frame)
bf98f15
+{
bf98f15
+  struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
bf98f15
+
bf98f15
+  /* PPC32 and PPC64 ABI's are the same regarding volatile and
bf98f15
+     non-volatile registers.  We will use the same code for both.  */
bf98f15
+
bf98f15
+  /* Call-saved GP registers.  */
bf98f15
+  if ((regnum >= tdep->ppc_gp0_regnum + 14
bf98f15
+      && regnum <= tdep->ppc_gp0_regnum + 31)
bf98f15
+      || (regnum == tdep->ppc_gp0_regnum + 1))
bf98f15
+    reg->how = DWARF2_FRAME_REG_SAME_VALUE;
bf98f15
+
bf98f15
+  /* Call-clobbered GP registers.  */
bf98f15
+  if ((regnum >= tdep->ppc_gp0_regnum + 3
bf98f15
+      && regnum <= tdep->ppc_gp0_regnum + 12)
bf98f15
+      || (regnum == tdep->ppc_gp0_regnum))
bf98f15
+    reg->how = DWARF2_FRAME_REG_UNDEFINED;
bf98f15
+
bf98f15
+  /* Deal with FP registers, if supported.  */
bf98f15
+  if (tdep->ppc_fp0_regnum >= 0)
bf98f15
+    {
bf98f15
+      /* Call-saved FP registers.  */
bf98f15
+      if ((regnum >= tdep->ppc_fp0_regnum + 14
bf98f15
+	  && regnum <= tdep->ppc_fp0_regnum + 31))
bf98f15
+	reg->how = DWARF2_FRAME_REG_SAME_VALUE;
bf98f15
+
bf98f15
+      /* Call-clobbered FP registers.  */
bf98f15
+      if ((regnum >= tdep->ppc_fp0_regnum
bf98f15
+	  && regnum <= tdep->ppc_fp0_regnum + 13))
bf98f15
+	reg->how = DWARF2_FRAME_REG_UNDEFINED;
bf98f15
+    }
bf98f15
+
bf98f15
+  /* Deal with ALTIVEC registers, if supported.  */
bf98f15
+  if (tdep->ppc_vr0_regnum > 0 && tdep->ppc_vrsave_regnum > 0)
bf98f15
+    {
bf98f15
+      /* Call-saved Altivec registers.  */
bf98f15
+      if ((regnum >= tdep->ppc_vr0_regnum + 20
bf98f15
+	  && regnum <= tdep->ppc_vr0_regnum + 31)
bf98f15
+	  || regnum == tdep->ppc_vrsave_regnum)
bf98f15
+	reg->how = DWARF2_FRAME_REG_SAME_VALUE;
bf98f15
+
bf98f15
+      /* Call-clobbered Altivec registers.  */
bf98f15
+      if ((regnum >= tdep->ppc_vr0_regnum
bf98f15
+	  && regnum <= tdep->ppc_vr0_regnum + 19))
bf98f15
+	reg->how = DWARF2_FRAME_REG_UNDEFINED;
bf98f15
+    }
bf98f15
+
bf98f15
+  /* Handle PC register and Stack Pointer correctly.  */
bf98f15
+  if (regnum == gdbarch_pc_regnum (current_gdbarch))
bf98f15
+    reg->how = DWARF2_FRAME_REG_RA;
bf98f15
+  else if (regnum == gdbarch_sp_regnum (current_gdbarch))
bf98f15
+    reg->how = DWARF2_FRAME_REG_CFA;
bf98f15
+}
bf98f15
+
bf98f15
+
bf98f15
 /* Initialize the current architecture based on INFO.  If possible, re-use an
bf98f15
    architecture from ARCHES, which is a list of architectures already created
bf98f15
    during this debugging session.
bf98f15
@@ -3410,6 +3472,9 @@
bf98f15
   frame_unwind_append_sniffer (gdbarch, dwarf2_frame_sniffer);
bf98f15
   dwarf2_frame_set_adjust_regnum (gdbarch, rs6000_adjust_frame_regnum);
bf98f15
 
bf98f15
+  /* Frame handling.  */
bf98f15
+  dwarf2_frame_set_init_reg (gdbarch, ppc_dwarf2_frame_init_reg);
bf98f15
+
bf98f15
   /* Hook in ABI-specific overrides, if they have been registered.  */
bf98f15
   gdbarch_init_osabi (info, gdbarch);
bf98f15