|
 |
c6ca7ce |
From patchwork Sun Jul 9 16:36:14 2017
|
|
|
c6ca7ce |
Content-Type: text/plain; charset="utf-8"
|
|
|
c6ca7ce |
MIME-Version: 1.0
|
|
|
c6ca7ce |
Content-Transfer-Encoding: 7bit
|
|
|
c6ca7ce |
Subject: ARM: tegra: Register host1x node with iommu binding on tegra124
|
|
|
c6ca7ce |
From: Paul Kocialkowski <contact@paulk.fr>
|
|
|
c6ca7ce |
X-Patchwork-Id: 9831825
|
|
|
c6ca7ce |
Message-Id: <20170709163614.6746-1-contact@paulk.fr>
|
|
|
c6ca7ce |
To: linux-arm-kernel@lists.infradead.org, linux-tegra@vger.kernel.org,
|
|
|
c6ca7ce |
linux-kernel@vger.kernel.org
|
|
|
c6ca7ce |
Cc: Thierry Reding <thierry.reding@gmail.com>,
|
|
|
c6ca7ce |
Stephen Warren <swarren@wwwdotorg.org>,
|
|
|
c6ca7ce |
Mikko Perttunen <mperttunen@nvidia.com>,
|
|
|
c6ca7ce |
Paul Kocialkowski <contact@paulk.fr>,
|
|
|
c6ca7ce |
Jonathan Hunter <jonathanh@nvidia.com>
|
|
|
c6ca7ce |
Date: Sun, 9 Jul 2017 19:36:14 +0300
|
|
|
c6ca7ce |
|
|
|
c6ca7ce |
This registers the host1x node with the SMMU (as HC swgroup) to allow
|
|
|
c6ca7ce |
the host1x code to attach to it. It avoid failing the probe sequence,
|
|
|
c6ca7ce |
which resulted in the tegra drm driver not probing and thus nothing
|
|
|
c6ca7ce |
being displayed on-screen.
|
|
|
c6ca7ce |
|
|
|
c6ca7ce |
Signed-off-by: Paul Kocialkowski <contact@paulk.fr>
|
|
|
c6ca7ce |
---
|
|
|
c6ca7ce |
arch/arm/boot/dts/tegra124.dtsi | 1 +
|
|
|
c6ca7ce |
1 file changed, 1 insertion(+)
|
|
|
c6ca7ce |
|
|
|
c6ca7ce |
diff --git a/arch/arm/boot/dts/tegra124.dtsi b/arch/arm/boot/dts/tegra124.dtsi
|
|
|
c6ca7ce |
index 187a36c6d0fc..b3b89befffeb 100644
|
|
|
c6ca7ce |
--- a/arch/arm/boot/dts/tegra124.dtsi
|
|
|
c6ca7ce |
+++ b/arch/arm/boot/dts/tegra124.dtsi
|
|
|
c6ca7ce |
@@ -85,6 +85,7 @@
|
|
|
c6ca7ce |
clocks = <&tegra_car TEGRA124_CLK_HOST1X>;
|
|
|
c6ca7ce |
resets = <&tegra_car 28>;
|
|
|
c6ca7ce |
reset-names = "host1x";
|
|
|
c6ca7ce |
+ iommus = <&mc TEGRA_SWGROUP_HC>;
|
|
|
c6ca7ce |
|
|
|
c6ca7ce |
#address-cells = <2>;
|
|
|
c6ca7ce |
#size-cells = <2>;
|