|
 |
dcd073e |
From e25389b66b5ced3a2b5461077dcc9a505d334e3d Mon Sep 17 00:00:00 2001
|
|
|
dcd073e |
From: Tom Stellard <thomas.stellard@amd.com>
|
|
|
dcd073e |
Date: Tue, 13 Mar 2012 14:12:21 -0400
|
|
|
dcd073e |
Subject: [PATCH 1/2] r600: Add some intrinsic definitions
|
|
|
dcd073e |
|
|
|
dcd073e |
---
|
|
|
dcd073e |
include/llvm/Intrinsics.td | 1 +
|
|
|
dcd073e |
include/llvm/IntrinsicsR600.td | 35 +++++++++++++++++++++++++++++++++++
|
|
|
dcd073e |
2 files changed, 36 insertions(+), 0 deletions(-)
|
|
|
dcd073e |
create mode 100644 include/llvm/IntrinsicsR600.td
|
|
|
dcd073e |
|
|
|
dcd073e |
diff --git a/include/llvm/Intrinsics.td b/include/llvm/Intrinsics.td
|
|
|
dcd073e |
index 069f907..e90dd85 100644
|
|
|
dcd073e |
--- a/include/llvm/Intrinsics.td
|
|
|
dcd073e |
+++ b/include/llvm/Intrinsics.td
|
|
|
dcd073e |
@@ -441,3 +441,4 @@ include "llvm/IntrinsicsCellSPU.td"
|
|
|
dcd073e |
include "llvm/IntrinsicsXCore.td"
|
|
|
dcd073e |
include "llvm/IntrinsicsPTX.td"
|
|
|
dcd073e |
include "llvm/IntrinsicsHexagon.td"
|
|
|
dcd073e |
+include "llvm/IntrinsicsR600.td"
|
|
|
dcd073e |
diff --git a/include/llvm/IntrinsicsR600.td b/include/llvm/IntrinsicsR600.td
|
|
|
dcd073e |
new file mode 100644
|
|
|
dcd073e |
index 0000000..789fecb
|
|
|
dcd073e |
--- /dev/null
|
|
|
dcd073e |
+++ b/include/llvm/IntrinsicsR600.td
|
|
|
dcd073e |
@@ -0,0 +1,35 @@
|
|
|
dcd073e |
+//===- IntrinsicsR600.td - Defines R600 intrinsics ---------*- tablegen -*-===//
|
|
|
dcd073e |
+//
|
|
|
dcd073e |
+// The LLVM Compiler Infrastructure
|
|
|
dcd073e |
+//
|
|
|
dcd073e |
+// This file is distributed under the University of Illinois Open Source
|
|
|
dcd073e |
+// License. See LICENSE.TXT for details.
|
|
|
dcd073e |
+//
|
|
|
dcd073e |
+//===----------------------------------------------------------------------===//
|
|
|
dcd073e |
+//
|
|
|
dcd073e |
+// This file defines all of the R600-specific intrinsics.
|
|
|
dcd073e |
+//
|
|
|
dcd073e |
+//===----------------------------------------------------------------------===//
|
|
|
dcd073e |
+//
|
|
|
dcd073e |
+// Authors: Tom Stellard <thomas.stellard@amd.com>
|
|
|
dcd073e |
+//
|
|
|
dcd073e |
+
|
|
|
dcd073e |
+let TargetPrefix = "r600" in {
|
|
|
dcd073e |
+
|
|
|
dcd073e |
+class R600ReadPreloadRegisterIntrinsic<string name>
|
|
|
dcd073e |
+ : Intrinsic<[llvm_i32_ty], [], [IntrNoMem]>,
|
|
|
dcd073e |
+ GCCBuiltin<name>;
|
|
|
dcd073e |
+
|
|
|
dcd073e |
+multiclass R600ReadPreloadRegisterIntrinsic_xyz<string prefix> {
|
|
|
dcd073e |
+ def _x : R600ReadPreloadRegisterIntrinsic;
|
|
|
dcd073e |
+ def _y : R600ReadPreloadRegisterIntrinsic;
|
|
|
dcd073e |
+ def _z : R600ReadPreloadRegisterIntrinsic;
|
|
|
dcd073e |
+}
|
|
|
dcd073e |
+
|
|
|
dcd073e |
+defm int_r600_read_ngroups : R600ReadPreloadRegisterIntrinsic_xyz <
|
|
|
dcd073e |
+ "__builtin_r600_read_ngroups">;
|
|
|
dcd073e |
+defm int_r600_read_tgid : R600ReadPreloadRegisterIntrinsic_xyz <
|
|
|
dcd073e |
+ "__builtin_r600_read_tgid">;
|
|
|
dcd073e |
+defm int_r600_read_tidig : R600ReadPreloadRegisterIntrinsic_xyz <
|
|
|
dcd073e |
+ "__builtin_r600_read_tidig">;
|
|
|
dcd073e |
+} // End TargetPrefix = "r600"
|
|
|
dcd073e |
--
|
|
|
dcd073e |
1.7.7.6
|
|
|
dcd073e |
|