005cd61
From 914ee9c436cbe90c8ca8a46ec8433cb614a2ada5 Mon Sep 17 00:00:00 2001
005cd61
From: Sasha Neftin <sasha.neftin@intel.com>
005cd61
Date: Thu, 10 Oct 2019 13:15:39 +0300
005cd61
Subject: [PATCH] e1000e: Add support for Comet Lake
005cd61
005cd61
Add devices ID's for the next LOM generations that will be
005cd61
available on the next Intel Client platform (Comet Lake)
005cd61
This patch provides the initial support for these devices
005cd61
005cd61
Signed-off-by: Sasha Neftin <sasha.neftin@intel.com>
005cd61
Tested-by: Aaron Brown <aaron.f.brown@intel.com>
005cd61
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
005cd61
---
005cd61
 drivers/net/ethernet/intel/e1000e/hw.h     | 6 ++++++
005cd61
 drivers/net/ethernet/intel/e1000e/netdev.c | 6 ++++++
005cd61
 2 files changed, 12 insertions(+)
005cd61
005cd61
diff --git a/drivers/net/ethernet/intel/e1000e/hw.h b/drivers/net/ethernet/intel/e1000e/hw.h
005cd61
index eff75bd8a8f0..11fdc27faa82 100644
005cd61
--- a/drivers/net/ethernet/intel/e1000e/hw.h
005cd61
+++ b/drivers/net/ethernet/intel/e1000e/hw.h
005cd61
@@ -86,6 +86,12 @@ struct e1000_hw;
005cd61
 #define E1000_DEV_ID_PCH_ICP_I219_V8		0x15E0
005cd61
 #define E1000_DEV_ID_PCH_ICP_I219_LM9		0x15E1
005cd61
 #define E1000_DEV_ID_PCH_ICP_I219_V9		0x15E2
005cd61
+#define E1000_DEV_ID_PCH_CMP_I219_LM10		0x0D4E
005cd61
+#define E1000_DEV_ID_PCH_CMP_I219_V10		0x0D4F
005cd61
+#define E1000_DEV_ID_PCH_CMP_I219_LM11		0x0D4C
005cd61
+#define E1000_DEV_ID_PCH_CMP_I219_V11		0x0D4D
005cd61
+#define E1000_DEV_ID_PCH_CMP_I219_LM12		0x0D53
005cd61
+#define E1000_DEV_ID_PCH_CMP_I219_V12		0x0D55
005cd61
005cd61
 #define E1000_REVISION_4	4
005cd61
005cd61
diff --git a/drivers/net/ethernet/intel/e1000e/netdev.c b/drivers/net/ethernet/intel/e1000e/netdev.c
005cd61
index 42f57ab8fb8e..731e1b3e103a 100644
005cd61
--- a/drivers/net/ethernet/intel/e1000e/netdev.c
005cd61
+++ b/drivers/net/ethernet/intel/e1000e/netdev.c
005cd61
@@ -7749,6 +7749,12 @@ static const struct pci_device_id e1000_pci_tbl[] = {
005cd61
 	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_ICP_I219_V8), board_pch_cnp },
005cd61
 	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_ICP_I219_LM9), board_pch_cnp },
005cd61
 	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_ICP_I219_V9), board_pch_cnp },
005cd61
+	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_CMP_I219_LM10), board_pch_cnp },
005cd61
+	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_CMP_I219_V10), board_pch_cnp },
005cd61
+	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_CMP_I219_LM11), board_pch_cnp },
005cd61
+	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_CMP_I219_V11), board_pch_cnp },
005cd61
+	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_CMP_I219_LM12), board_pch_spt },
005cd61
+	{ PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_CMP_I219_V12), board_pch_spt },
005cd61
005cd61
 	{ 0, 0, 0, 0, 0, 0, 0 }	/* terminate list */
005cd61
 };
005cd61
-- 
005cd61
2.24.1
005cd61