|
 |
0d24915 |
From 73a35468564f4e47deade0a4a5eb7ec289611ebc Mon Sep 17 00:00:00 2001
|
|
|
0d24915 |
From: Matt Roper <matthew.d.roper@intel.com>
|
|
|
0d24915 |
Date: Thu, 12 May 2016 07:06:11 -0700
|
|
 |
55efec4 |
Subject: [PATCH 17/17] drm/i915: Remove wm_config from
|
|
|
55efec4 |
dev_priv/intel_atomic_state
|
|
|
55efec4 |
|
|
|
0d24915 |
We calculate the watermark config into intel_atomic_state and then save
|
|
|
0d24915 |
it into dev_priv, but never actually use it from there. This is
|
|
|
0d24915 |
left-over from some early ILK-style watermark programming designs that
|
|
|
0d24915 |
got changed over time.
|
|
|
55efec4 |
|
|
|
0d24915 |
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
|
|
|
0d24915 |
Reviewed-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
|
|
|
0d24915 |
Link: http://patchwork.freedesktop.org/patch/msgid/1463061971-19638-18-git-send-email-matthew.d.roper@intel.com
|
|
|
55efec4 |
---
|
|
|
55efec4 |
drivers/gpu/drm/i915/i915_drv.h | 3 ---
|
|
|
55efec4 |
drivers/gpu/drm/i915/intel_display.c | 31 -------------------------------
|
|
|
55efec4 |
drivers/gpu/drm/i915/intel_drv.h | 1 -
|
|
|
55efec4 |
3 files changed, 35 deletions(-)
|
|
|
55efec4 |
|
|
|
55efec4 |
diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h
|
|
|
0d24915 |
index e7bde72..608f8e4 100644
|
|
|
55efec4 |
--- a/drivers/gpu/drm/i915/i915_drv.h
|
|
|
55efec4 |
+++ b/drivers/gpu/drm/i915/i915_drv.h
|
|
|
0d24915 |
@@ -1961,9 +1961,6 @@ struct drm_i915_private {
|
|
|
55efec4 |
*/
|
|
|
55efec4 |
uint16_t skl_latency[8];
|
|
|
55efec4 |
|
|
|
55efec4 |
- /* Committed wm config */
|
|
|
55efec4 |
- struct intel_wm_config config;
|
|
|
55efec4 |
-
|
|
|
55efec4 |
/*
|
|
|
55efec4 |
* The skl_wm_values structure is a bit too big for stack
|
|
|
55efec4 |
* allocation, so we keep the staging struct where we store
|
|
|
55efec4 |
diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
|
|
|
0d24915 |
index a75daac..9c109c6 100644
|
|
|
55efec4 |
--- a/drivers/gpu/drm/i915/intel_display.c
|
|
|
55efec4 |
+++ b/drivers/gpu/drm/i915/intel_display.c
|
|
|
0d24915 |
@@ -13343,35 +13343,6 @@ static int calc_watermark_data(struct drm_atomic_state *state)
|
|
|
55efec4 |
{
|
|
|
55efec4 |
struct drm_device *dev = state->dev;
|
|
|
55efec4 |
struct drm_i915_private *dev_priv = to_i915(dev);
|
|
|
55efec4 |
- struct intel_atomic_state *intel_state = to_intel_atomic_state(state);
|
|
|
55efec4 |
- struct drm_crtc *crtc;
|
|
|
55efec4 |
- struct drm_crtc_state *cstate;
|
|
|
55efec4 |
- struct drm_plane *plane;
|
|
|
55efec4 |
- struct drm_plane_state *pstate;
|
|
|
55efec4 |
-
|
|
|
55efec4 |
- /*
|
|
|
55efec4 |
- * Calculate watermark configuration details now that derived
|
|
|
55efec4 |
- * plane/crtc state is all properly updated.
|
|
|
55efec4 |
- */
|
|
|
55efec4 |
- drm_for_each_crtc(crtc, dev) {
|
|
|
55efec4 |
- cstate = drm_atomic_get_existing_crtc_state(state, crtc) ?:
|
|
|
55efec4 |
- crtc->state;
|
|
|
55efec4 |
-
|
|
|
55efec4 |
- if (cstate->active)
|
|
|
55efec4 |
- intel_state->wm_config.num_pipes_active++;
|
|
|
55efec4 |
- }
|
|
|
55efec4 |
- drm_for_each_legacy_plane(plane, dev) {
|
|
|
55efec4 |
- pstate = drm_atomic_get_existing_plane_state(state, plane) ?:
|
|
|
55efec4 |
- plane->state;
|
|
|
55efec4 |
-
|
|
|
55efec4 |
- if (!to_intel_plane_state(pstate)->visible)
|
|
|
55efec4 |
- continue;
|
|
|
55efec4 |
-
|
|
|
55efec4 |
- intel_state->wm_config.sprites_enabled = true;
|
|
|
55efec4 |
- if (pstate->crtc_w != pstate->src_w >> 16 ||
|
|
|
55efec4 |
- pstate->crtc_h != pstate->src_h >> 16)
|
|
|
55efec4 |
- intel_state->wm_config.sprites_scaled = true;
|
|
|
55efec4 |
- }
|
|
|
55efec4 |
|
|
|
55efec4 |
/* Is there platform-specific watermark information to calculate? */
|
|
|
55efec4 |
if (dev_priv->display.compute_global_watermarks)
|
|
|
0d24915 |
@@ -13625,7 +13596,6 @@ static int intel_atomic_commit(struct drm_device *dev,
|
|
|
55efec4 |
}
|
|
|
55efec4 |
|
|
|
55efec4 |
drm_atomic_helper_swap_state(dev, state);
|
|
|
0d24915 |
- dev_priv->wm.config = intel_state->wm_config;
|
|
|
55efec4 |
dev_priv->wm.distrust_bios_wm = false;
|
|
|
55efec4 |
dev_priv->wm.skl_results = intel_state->wm_results;
|
|
|
0d24915 |
intel_shared_dpll_commit(state);
|
|
|
0d24915 |
@@ -15405,7 +15375,6 @@ retry:
|
|
|
55efec4 |
}
|
|
|
55efec4 |
|
|
|
55efec4 |
/* Write calculated watermark values back */
|
|
|
55efec4 |
- to_i915(dev)->wm.config = to_intel_atomic_state(state)->wm_config;
|
|
|
55efec4 |
for_each_crtc_in_state(state, crtc, cstate, i) {
|
|
|
55efec4 |
struct intel_crtc_state *cs = to_intel_crtc_state(cstate);
|
|
|
55efec4 |
|
|
|
55efec4 |
diff --git a/drivers/gpu/drm/i915/intel_drv.h b/drivers/gpu/drm/i915/intel_drv.h
|
|
|
0d24915 |
index ab0be7a..8d73c20 100644
|
|
|
55efec4 |
--- a/drivers/gpu/drm/i915/intel_drv.h
|
|
|
55efec4 |
+++ b/drivers/gpu/drm/i915/intel_drv.h
|
|
|
0d24915 |
@@ -305,7 +305,6 @@ struct intel_atomic_state {
|
|
|
55efec4 |
unsigned int min_pixclk[I915_MAX_PIPES];
|
|
|
55efec4 |
|
|
|
55efec4 |
struct intel_shared_dpll_config shared_dpll[I915_NUM_PLLS];
|
|
|
55efec4 |
- struct intel_wm_config wm_config;
|
|
|
55efec4 |
|
|
|
0d24915 |
/*
|
|
|
0d24915 |
* Current watermarks can't be trusted during hardware readout, so
|
|
|
55efec4 |
--
|
|
|
55efec4 |
2.7.4
|
|
|
55efec4 |
|