|
 |
f145a61 |
From patchwork Fri May 11 02:27:51 2018
|
|
|
f145a61 |
Content-Type: text/plain; charset="utf-8"
|
|
|
f145a61 |
MIME-Version: 1.0
|
|
|
f145a61 |
Content-Transfer-Encoding: 7bit
|
|
|
f145a61 |
Subject: [2/2] arm64: dts: allwinner: a64: Enable A64 timer workaround
|
|
|
f145a61 |
From: Samuel Holland <samuel@sholland.org>
|
|
|
f145a61 |
X-Patchwork-Id: 10392889
|
|
|
f145a61 |
Message-Id: <20180511022751.9096-3-samuel@sholland.org>
|
|
|
f145a61 |
To: Maxime Ripard <maxime.ripard@bootlin.com>, Chen-Yu Tsai <wens@csie.org>,
|
|
|
f145a61 |
Catalin Marinas <catalin.marinas@arm.com>,
|
|
|
f145a61 |
Will Deacon <will.deacon@arm.com>,
|
|
|
f145a61 |
Daniel Lezcano <daniel.lezcano@linaro.org>,
|
|
|
f145a61 |
Thomas Gleixner <tglx@linutronix.de>, Marc Zyngier <marc.zyngier@arm.com>
|
|
|
f145a61 |
Cc: linux-sunxi@googlegroups.com, linux-kernel@vger.kernel.org,
|
|
|
f145a61 |
linux-arm-kernel@lists.infradead.org, Samuel Holland <samuel@sholland.org>
|
|
|
f145a61 |
Date: Thu, 10 May 2018 21:27:51 -0500
|
|
|
f145a61 |
|
|
|
f145a61 |
As instability in the architectural timer has been observed on multiple
|
|
|
f145a61 |
devices using this SoC, inluding the Pine64 and the Orange Pi Win,
|
|
|
f145a61 |
enable the workaround in the SoC's device tree.
|
|
|
f145a61 |
|
|
|
f145a61 |
Signed-off-by: Samuel Holland <samuel@sholland.org>
|
|
|
f145a61 |
---
|
|
|
f145a61 |
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 1 +
|
|
|
f145a61 |
1 file changed, 1 insertion(+)
|
|
|
f145a61 |
|
|
|
f145a61 |
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
|
|
f145a61 |
index 1b2ef28c42bd..5202b76e9684 100644
|
|
|
f145a61 |
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
|
|
f145a61 |
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
|
|
f145a61 |
@@ -152,6 +152,7 @@
|
|
|
f145a61 |
|
|
|
f145a61 |
timer {
|
|
|
f145a61 |
compatible = "arm,armv8-timer";
|
|
|
f145a61 |
+ allwinner,sun50i-a64-unstable-timer;
|
|
|
f145a61 |
interrupts =
|
|
|
f145a61 |
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
|
|
|
f145a61 |
|