From patchwork Mon Mar 18 23:23:13 2019

Content-Type: text/plain; charset="utf-8"

MIME-Version: 1.0

Content-Transfer-Encoding: 7bit

X-Patchwork-Submitter: Thierry Reding <thierry.reding@gmail.com>

X-Patchwork-Id: 10858639

Return-Path: 

 <linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org>

Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org

 [172.30.200.125])

	by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id A67F4139A

	for <patchwork-linux-arm@patchwork.kernel.org>;

 Mon, 18 Mar 2019 23:23:33 +0000 (UTC)

Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])

	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 6F8DE29533

	for <patchwork-linux-arm@patchwork.kernel.org>;

 Mon, 18 Mar 2019 23:23:33 +0000 (UTC)

Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)

	id 633B329535; Mon, 18 Mar 2019 23:23:33 +0000 (UTC)

X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on

	pdx-wl-mail.web.codeaurora.org

X-Spam-Level: 

X-Spam-Status: No,

 score=-5.2 required=2.0 tests=BAYES_00,DKIM_ADSP_CUSTOM_MED,

	DKIM_SIGNED,DKIM_VALID,FREEMAIL_FROM,MAILING_LIST_MULTI,RCVD_IN_DNSWL_MED

	autolearn=ham version=3.3.1

Received: from bombadil.infradead.org (bombadil.infradead.org

 [198.137.202.133])

	(using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits))

	(No client certificate requested)

	by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id A839F29534

	for <patchwork-linux-arm@patchwork.kernel.org>;

 Mon, 18 Mar 2019 23:23:30 +0000 (UTC)

DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;

	d=lists.infradead.org; s=bombadil.20170209; h=Sender:

	Content-Transfer-Encoding:Content-Type:Cc:List-Subscribe:List-Help:List-Post:

	List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-Id:Date:Subject:To

	:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From:

	Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:

	List-Owner; bh=2sU+x4hpA091D/jLGC2R38K/qJyHoHy9wmqJHJ4ewwg=; b=s0ieDGUxGdSDNa

	vX5s18fXiTjoB7P9zv0GlxWzXQCJqQnxdX57USnUmcJMrg1Gzh0oO6+LbDlASCJSEu4t4Pn7hb1tt

	QbPb0EOt4m0z7CTU0k16yypmP3R4+w1kni4KJqLww66tos1GauMtfKXDjSRtIA4l0dgGtR7aNBE82

	5oCmrX0w1hEVLkCDzjYBdjCP+M+lqDTzPMXMmRxTdBNuLHBZlpOWNy0Z9M6LYoS/BzLzjrLuvQRUM

	CPkrR9J2QPuQLpebQsKnFgBKtttcwe5GLzdoong9cLVOUHGiL0QatEc7GvsgZ8u+x6SXhDJDlap3K

	1nFd52NWhIDDBjsrF3gQ==;

Received: from localhost ([127.0.0.1] helo=bombadil.infradead.org)

	by bombadil.infradead.org with esmtp (Exim 4.90_1 #2 (Red Hat Linux))

	id 1h61bH-0004MJ-ST; Mon, 18 Mar 2019 23:23:23 +0000

Received: from mail-wm1-x344.google.com ([2a00:1450:4864:20::344])

 by bombadil.infradead.org with esmtps (Exim 4.90_1 #2 (Red Hat Linux))

 id 1h61bB-0004Lt-LJ

 for linux-arm-kernel@lists.infradead.org; Mon, 18 Mar 2019 23:23:22 +0000

Received: by mail-wm1-x344.google.com with SMTP id a188so14550973wmf.3

 for <linux-arm-kernel@lists.infradead.org>;

 Mon, 18 Mar 2019 16:23:17 -0700 (PDT)

DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;

 h=from:to:cc:subject:date:message-id:mime-version

 :content-transfer-encoding;

 bh=NgkgycOAutPIwHnXZGiuxniA3uvcp0YWgMh4155m5jM=;

 b=sIxPnczXC6LZ8Nuatp9CwqTh+kMPdq1DeydDq03Y7JOGGZITyag0jU8RKTzXWtvN+i

 4zZtdAf16PV7AOfxiu2uJFQuRevS39dpUjowVJQgPb1LjOY03uzzoBzk57HQ/9Il5Qt3

 uZxXo6sRxXgssI+EvcggoPUatVMFQy6zLwo8DVs3mNCbtFiJ4/W1bE+2vYjVIetbN9PY

 w2++/X0FUZocY0xc+46hZJnFnrIYd7a5K0Sc8Z31sAbC+54SWRlFpJrJJo4Yv2GFK+gb

 fsnQWE8L9xUox0ndssND/fuUAOeZgaReMQonwSxvdhNPxUXxnwKCGNEY3GnUXX+83K2a

 AVkA==

X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;

 d=1e100.net; s=20161025;

 h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version

 :content-transfer-encoding;

 bh=NgkgycOAutPIwHnXZGiuxniA3uvcp0YWgMh4155m5jM=;

 b=FO8o351SBCPiidIgPz1Ovubpo6/n9gLt21bJFitAyCvYruNIFu+YPUTfbnqkjzS6ZB

 XeH8IUFoiILRU5zOAtsyqEvvm2mNEjSZlMefWXMmMaLftSU/Fp3PI9JuSs13e7+fY4d2

 pN2iK6nvFPlMl5CDfHOxNx5gxMPEzGL8XlOaZBTVUssKP5kL5UeqC+7BJwZl/Z5EuXhw

 jnSzSn1L+MOzedaX4SPZC3S/lNVXAH6QBW6r06z3n4aH20JfMS7lsmbUi0LR1vJIHhOe

 p1rV0RV5Sv1pBvckRhfIIv76KVLBP6FQY4Q8rutmFYo7gVoIbnkNMnT2sqU5rP89t2IG

 Ez5g==

X-Gm-Message-State: APjAAAVTaayWQNyKAXTz8OnNFFycoVzi7ddiZfAbCYHQzcjBMFlQHpPK

 T7qwajPBVoorwvW5+VwD1vE=

X-Google-Smtp-Source: 

 APXvYqyklaLHE005LYV5tVa6uV4lfxi+pkvZ4R79N1xrAuzuYsDP3nz53oMQmiMTL+jTaq+hwlcC0Q==

X-Received: by 2002:a7b:ce92:: with SMTP id q18mr1064644wmj.80.1552951395286;

 Mon, 18 Mar 2019 16:23:15 -0700 (PDT)

Received: from localhost (pD9E51D2D.dip0.t-ipconnect.de. [217.229.29.45])

 by smtp.gmail.com with ESMTPSA id e5sm16582805wrh.71.2019.03.18.16.23.14

 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);

 Mon, 18 Mar 2019 16:23:14 -0700 (PDT)

From: Thierry Reding <thierry.reding@gmail.com>

To: Thierry Reding <thierry.reding@gmail.com>

Subject: [PATCH] arm64: tegra: Add NVIDIA Jetson Nano Developer Kit support

Date: Tue, 19 Mar 2019 00:23:13 +0100

Message-Id: <20190318232313.24270-1-thierry.reding@gmail.com>

X-Mailer: git-send-email 2.21.0

MIME-Version: 1.0

X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 

X-CRM114-CacheID: sfid-20190318_162317_924900_0FAC7D5E 

X-CRM114-Status: GOOD (  15.39  )

X-BeenThere: linux-arm-kernel@lists.infradead.org

X-Mailman-Version: 2.1.21

Precedence: list

List-Id: <linux-arm-kernel.lists.infradead.org>

List-Unsubscribe: 

 <http://lists.infradead.org/mailman/options/linux-arm-kernel>,

 <mailto:linux-arm-kernel-request@lists.infradead.org?subject=unsubscribe>

List-Archive: <http://lists.infradead.org/pipermail/linux-arm-kernel/>

List-Post: <mailto:linux-arm-kernel@lists.infradead.org>

List-Help: <mailto:linux-arm-kernel-request@lists.infradead.org?subject=help>

List-Subscribe: 

 <http://lists.infradead.org/mailman/listinfo/linux-arm-kernel>,

 <mailto:linux-arm-kernel-request@lists.infradead.org?subject=subscribe>

Cc: linux-tegra@vger.kernel.org, linux-arm-kernel@lists.infradead.org,

 Jonathan Hunter <jonathanh@nvidia.com>

Content-Type: text/plain; charset="us-ascii"

Sender: "linux-arm-kernel" <linux-arm-kernel-bounces@lists.infradead.org>

Errors-To: 

 linux-arm-kernel-bounces+patchwork-linux-arm=patchwork.kernel.org@lists.infradead.org

X-Virus-Scanned: ClamAV using ClamSMTP

From: Thierry Reding <treding@nvidia.com>

The Jetson Nano Developer Kit is a Tegra X1 based development board. It

is similar to Jetson TX1 but it is not pin compatible. It features 4 GB

of LPDDR4, an SPI NOR flash for early boot firmware and an SD card slot

used for storage.

HDMI 2.0 or DP 1.2 are available for display, four USB ports (3 USB 2.0

and 1 USB 3.0) can be used to attach a variety of peripherals and a PCI

Ethernet controller provides onboard network connectivity.

A 40-pin header on the board can be used to extend the capabilities and

exposed interfaces of the Jetson Nano.

Signed-off-by: Thierry Reding <treding@nvidia.com>

---

This patch, along with some related patches can be found in the p3450

branch in the following repository:

	https://github.com/thierryreding/linux

 arch/arm64/boot/dts/nvidia/Makefile           |    1 +

 .../boot/dts/nvidia/tegra210-p3450-0000.dts   | 1911 +++++++++++++++++

 2 files changed, 1912 insertions(+)

 create mode 100644 arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts

diff --git a/arch/arm64/boot/dts/nvidia/Makefile b/arch/arm64/boot/dts/nvidia/Makefile

index 6b8ab5568481..bcd018c3162b 100644

--- a/arch/arm64/boot/dts/nvidia/Makefile

+++ b/arch/arm64/boot/dts/nvidia/Makefile

@@ -3,6 +3,7 @@ dtb-$(CONFIG_ARCH_TEGRA_132_SOC) += tegra132-norrin.dtb

 dtb-$(CONFIG_ARCH_TEGRA_210_SOC) += tegra210-p2371-0000.dtb

 dtb-$(CONFIG_ARCH_TEGRA_210_SOC) += tegra210-p2371-2180.dtb

 dtb-$(CONFIG_ARCH_TEGRA_210_SOC) += tegra210-p2571.dtb

+dtb-$(CONFIG_ARCH_TEGRA_210_SOC) += tegra210-p3450-0000.dtb

 dtb-$(CONFIG_ARCH_TEGRA_210_SOC) += tegra210-smaug.dtb

 dtb-$(CONFIG_ARCH_TEGRA_210_SOC) += tegra210-p2894-0050-a08.dtb

 dtb-$(CONFIG_ARCH_TEGRA_186_SOC) += tegra186-p2771-0000.dtb

diff --git a/arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts b/arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts

new file mode 100644

index 000000000000..b1d8a49ca8c4

--- /dev/null

+++ b/arch/arm64/boot/dts/nvidia/tegra210-p3450-0000.dts

@@ -0,0 +1,1911 @@

+// SPDX-License-Identifier: GPL-2.0

+/dts-v1/;

+

+#include <dt-bindings/input/gpio-keys.h>

+#include <dt-bindings/input/linux-event-codes.h>

+#include <dt-bindings/mfd/max77620.h>

+

+#include "tegra210.dtsi"

+

+/ {

+	model = "NVIDIA Jetson Nano Developer Kit";

+	compatible = "nvidia,p3450-0000", "nvidia,tegra210";

+

+	aliases {

+		ethernet = "/pcie@1003000/pci@2,0/ethernet@0,0";

+		rtc0 = "/i2c@7000d000/pmic@3c";

+		rtc1 = "/rtc@7000e000";

+		serial0 = &uart;;

+	};

+

+	chosen {

+		stdout-path = "serial0:115200n8";

+	};

+

+	memory {

+		device_type = "memory";

+		reg = <0x0 0x80000000 0x1 0x0>;

+	};

+

+	pcie@1003000 {

+		status = "okay";

+

+		hvddio-pex-supply = <&vdd_1v8>;

+		dvddio-pex-supply = <&vdd_pex_1v05>;

+		vddio-pex-ctl-supply = <&vdd_1v8>;

+

+		pci@1,0 {

+			phys = <&{/padctl@7009f000/pads/pcie/lanes/pcie-1}>,

+			       <&{/padctl@7009f000/pads/pcie/lanes/pcie-2}>,

+			       <&{/padctl@7009f000/pads/pcie/lanes/pcie-3}>,

+			       <&{/padctl@7009f000/pads/pcie/lanes/pcie-4}>;

+			phy-names = "pcie-0", "pcie-1", "pcie-2", "pcie-3";

+			nvidia,num-lanes = <4>;

+			status = "okay";

+		};

+

+		pci@2,0 {

+			phys = <&{/padctl@7009f000/pads/pcie/lanes/pcie-0}>;

+			phy-names = "pcie-0";

+			status = "okay";

+

+			ethernet@0,0 {

+				reg = <0x000000 0 0 0 0>;

+				mac-address = [ 00 00 00 00 00 00 ];

+			};

+		};

+	};

+

+	host1x@50000000 {

+		dpaux@54040000 {

+			status = "okay";

+		};

+

+		sor@54580000 {

+			status = "okay";

+

+			avdd-io-supply = <&avdd_1v05>;

+			vdd-pll-supply = <&vdd_1v8>;

+			hdmi-supply = <&vdd_hdmi>;

+

+			nvidia,ddc-i2c-bus = <&hdmi_ddc>;

+			nvidia,hpd-gpio = <&gpio TEGRA_GPIO(CC, 1)

+					   GPIO_ACTIVE_LOW>;

+			nvidia,xbar-cfg = <0 1 2 3 4>;

+		};

+	};

+

+	gpu@57000000 {

+		vdd-supply = <&vdd_gpu>;

+		status = "okay";

+	};

+

+	pinmux: pinmux@700008d4 {

+		pinctrl-names = "boot";

+		pinctrl-0 = <&state_boot>;

+

+		state_boot: pinmux {

+			pex_l0_rst_n_pa0 {

+				nvidia,pins = "pex_l0_rst_n_pa0";

+				nvidia,function = "pe0";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+				nvidia,io-hv = <TEGRA_PIN_DISABLE>;

+			};

+			pex_l0_clkreq_n_pa1 {

+				nvidia,pins = "pex_l0_clkreq_n_pa1";

+				nvidia,function = "pe0";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+				nvidia,io-hv = <TEGRA_PIN_DISABLE>;

+			};

+			pex_wake_n_pa2 {

+				nvidia,pins = "pex_wake_n_pa2";

+				nvidia,function = "pe";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+				nvidia,io-hv = <TEGRA_PIN_DISABLE>;

+			};

+			pex_l1_rst_n_pa3 {

+				nvidia,pins = "pex_l1_rst_n_pa3";

+				nvidia,function = "pe1";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+				nvidia,io-hv = <TEGRA_PIN_DISABLE>;

+			};

+			pex_l1_clkreq_n_pa4 {

+				nvidia,pins = "pex_l1_clkreq_n_pa4";

+				nvidia,function = "pe1";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+				nvidia,io-hv = <TEGRA_PIN_DISABLE>;

+			};

+			sata_led_active_pa5 {

+				nvidia,pins = "sata_led_active_pa5";

+				nvidia,pull = <TEGRA_PIN_PULL_UP>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			pa6 {

+				nvidia,pins = "pa6";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			dap1_fs_pb0 {

+				nvidia,pins = "dap1_fs_pb0";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			dap1_din_pb1 {

+				nvidia,pins = "dap1_din_pb1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			dap1_dout_pb2 {

+				nvidia,pins = "dap1_dout_pb2";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			dap1_sclk_pb3 {

+				nvidia,pins = "dap1_sclk_pb3";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			spi2_mosi_pb4 {

+				nvidia,pins = "spi2_mosi_pb4";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			spi2_miso_pb5 {

+				nvidia,pins = "spi2_miso_pb5";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			spi2_sck_pb6 {

+				nvidia,pins = "spi2_sck_pb6";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			spi2_cs0_pb7 {

+				nvidia,pins = "spi2_cs0_pb7";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			spi1_mosi_pc0 {

+				nvidia,pins = "spi1_mosi_pc0";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			spi1_miso_pc1 {

+				nvidia,pins = "spi1_miso_pc1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			spi1_sck_pc2 {

+				nvidia,pins = "spi1_sck_pc2";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			spi1_cs0_pc3 {

+				nvidia,pins = "spi1_cs0_pc3";

+				nvidia,pull = <TEGRA_PIN_PULL_UP>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			spi1_cs1_pc4 {

+				nvidia,pins = "spi1_cs1_pc4";

+				nvidia,pull = <TEGRA_PIN_PULL_UP>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			spi4_sck_pc5 {

+				nvidia,pins = "spi4_sck_pc5";

+				nvidia,function = "rsvd1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			spi4_cs0_pc6 {

+				nvidia,pins = "spi4_cs0_pc6";

+				nvidia,function = "rsvd1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			spi4_mosi_pc7 {

+				nvidia,pins = "spi4_mosi_pc7";

+				nvidia,function = "rsvd1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			spi4_miso_pd0 {

+				nvidia,pins = "spi4_miso_pd0";

+				nvidia,function = "rsvd1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			uart3_tx_pd1 {

+				nvidia,pins = "uart3_tx_pd1";

+				nvidia,function = "uartc";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			uart3_rx_pd2 {

+				nvidia,pins = "uart3_rx_pd2";

+				nvidia,function = "uartc";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			uart3_rts_pd3 {

+				nvidia,pins = "uart3_rts_pd3";

+				nvidia,function = "uartc";

+				nvidia,pull = <TEGRA_PIN_PULL_UP>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			uart3_cts_pd4 {

+				nvidia,pins = "uart3_cts_pd4";

+				nvidia,function = "uartc";

+				nvidia,pull = <TEGRA_PIN_PULL_UP>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			dmic1_clk_pe0 {

+				nvidia,pins = "dmic1_clk_pe0";

+				nvidia,function = "i2s3";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			dmic1_dat_pe1 {

+				nvidia,pins = "dmic1_dat_pe1";

+				nvidia,function = "i2s3";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			dmic2_clk_pe2 {

+				nvidia,pins = "dmic2_clk_pe2";

+				nvidia,function = "i2s3";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			dmic2_dat_pe3 {

+				nvidia,pins = "dmic2_dat_pe3";

+				nvidia,function = "i2s3";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			dmic3_clk_pe4 {

+				nvidia,pins = "dmic3_clk_pe4";

+				nvidia,function = "rsvd2";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			dmic3_dat_pe5 {

+				nvidia,pins = "dmic3_dat_pe5";

+				nvidia,function = "rsvd2";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			pe6 {

+				nvidia,pins = "pe6";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			pe7 {

+				nvidia,pins = "pe7";

+				nvidia,function = "pwm3";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			gen3_i2c_scl_pf0 {

+				nvidia,pins = "gen3_i2c_scl_pf0";

+				nvidia,function = "i2c3";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+				nvidia,io-hv = <TEGRA_PIN_DISABLE>;

+			};

+			gen3_i2c_sda_pf1 {

+				nvidia,pins = "gen3_i2c_sda_pf1";

+				nvidia,function = "i2c3";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+				nvidia,io-hv = <TEGRA_PIN_DISABLE>;

+			};

+			uart2_tx_pg0 {

+				nvidia,pins = "uart2_tx_pg0";

+				nvidia,function = "uartb";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			uart2_rx_pg1 {

+				nvidia,pins = "uart2_rx_pg1";

+				nvidia,function = "uartb";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			uart2_rts_pg2 {

+				nvidia,pins = "uart2_rts_pg2";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			uart2_cts_pg3 {

+				nvidia,pins = "uart2_cts_pg3";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			wifi_en_ph0 {

+				nvidia,pins = "wifi_en_ph0";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			wifi_rst_ph1 {

+				nvidia,pins = "wifi_rst_ph1";

+				nvidia,function = "rsvd0";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			wifi_wake_ap_ph2 {

+				nvidia,pins = "wifi_wake_ap_ph2";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			ap_wake_bt_ph3 {

+				nvidia,pins = "ap_wake_bt_ph3";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			bt_rst_ph4 {

+				nvidia,pins = "bt_rst_ph4";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			bt_wake_ap_ph5 {

+				nvidia,pins = "bt_wake_ap_ph5";

+				nvidia,pull = <TEGRA_PIN_PULL_UP>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			ph6 {

+				nvidia,pins = "ph6";

+				nvidia,pull = <TEGRA_PIN_PULL_UP>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			ap_wake_nfc_ph7 {

+				nvidia,pins = "ap_wake_nfc_ph7";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			nfc_en_pi0 {

+				nvidia,pins = "nfc_en_pi0";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			nfc_int_pi1 {

+				nvidia,pins = "nfc_int_pi1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			gps_en_pi2 {

+				nvidia,pins = "gps_en_pi2";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			gps_rst_pi3 {

+				nvidia,pins = "gps_rst_pi3";

+				nvidia,function = "rsvd0";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			uart4_tx_pi4 {

+				nvidia,pins = "uart4_tx_pi4";

+				nvidia,function = "uartd";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			uart4_rx_pi5 {

+				nvidia,pins = "uart4_rx_pi5";

+				nvidia,function = "uartd";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			uart4_rts_pi6 {

+				nvidia,pins = "uart4_rts_pi6";

+				nvidia,function = "uartd";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			uart4_cts_pi7 {

+				nvidia,pins = "uart4_cts_pi7";

+				nvidia,function = "uartd";

+				nvidia,pull = <TEGRA_PIN_PULL_UP>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			gen1_i2c_sda_pj0 {

+				nvidia,pins = "gen1_i2c_sda_pj0";

+				nvidia,function = "i2c1";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+				nvidia,io-hv = <TEGRA_PIN_ENABLE>;

+			};

+			gen1_i2c_scl_pj1 {

+				nvidia,pins = "gen1_i2c_scl_pj1";

+				nvidia,function = "i2c1";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+				nvidia,io-hv = <TEGRA_PIN_ENABLE>;

+			};

+			gen2_i2c_scl_pj2 {

+				nvidia,pins = "gen2_i2c_scl_pj2";

+				nvidia,function = "i2c2";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+				nvidia,io-hv = <TEGRA_PIN_ENABLE>;

+			};

+			gen2_i2c_sda_pj3 {

+				nvidia,pins = "gen2_i2c_sda_pj3";

+				nvidia,function = "i2c2";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+				nvidia,io-hv = <TEGRA_PIN_ENABLE>;

+			};

+			dap4_fs_pj4 {

+				nvidia,pins = "dap4_fs_pj4";

+				nvidia,function = "rsvd1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			dap4_din_pj5 {

+				nvidia,pins = "dap4_din_pj5";

+				nvidia,function = "rsvd1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			dap4_dout_pj6 {

+				nvidia,pins = "dap4_dout_pj6";

+				nvidia,function = "rsvd1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			dap4_sclk_pj7 {

+				nvidia,pins = "dap4_sclk_pj7";

+				nvidia,function = "rsvd1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			pk0 {

+				nvidia,pins = "pk0";

+				nvidia,function = "rsvd2";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			pk1 {

+				nvidia,pins = "pk1";

+				nvidia,function = "rsvd2";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			pk2 {

+				nvidia,pins = "pk2";

+				nvidia,function = "rsvd2";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			pk3 {

+				nvidia,pins = "pk3";

+				nvidia,function = "rsvd2";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			pk4 {

+				nvidia,pins = "pk4";

+				nvidia,function = "rsvd1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			pk5 {

+				nvidia,pins = "pk5";

+				nvidia,function = "rsvd1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			pk6 {

+				nvidia,pins = "pk6";

+				nvidia,function = "rsvd1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			pk7 {

+				nvidia,pins = "pk7";

+				nvidia,function = "rsvd1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			pl0 {

+				nvidia,pins = "pl0";

+				nvidia,function = "rsvd0";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			pl1 {

+				nvidia,pins = "pl1";

+				nvidia,function = "rsvd1";

+				nvidia,pull = <TEGRA_PIN_PULL_DOWN>;

+				nvidia,tristate = <TEGRA_PIN_ENABLE>;

+				nvidia,enable-input = <TEGRA_PIN_DISABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			sdmmc1_clk_pm0 {

+				nvidia,pins = "sdmmc1_clk_pm0";

+				nvidia,function = "sdmmc1";

+				nvidia,pull = <TEGRA_PIN_PULL_NONE>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			sdmmc1_cmd_pm1 {

+				nvidia,pins = "sdmmc1_cmd_pm1";

+				nvidia,function = "sdmmc1";

+				nvidia,pull = <TEGRA_PIN_PULL_UP>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			sdmmc1_dat3_pm2 {

+				nvidia,pins = "sdmmc1_dat3_pm2";

+				nvidia,function = "sdmmc1";

+				nvidia,pull = <TEGRA_PIN_PULL_UP>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			sdmmc1_dat2_pm3 {

+				nvidia,pins = "sdmmc1_dat2_pm3";

+				nvidia,function = "sdmmc1";

+				nvidia,pull = <TEGRA_PIN_PULL_UP>;

+				nvidia,tristate = <TEGRA_PIN_DISABLE>;

+				nvidia,enable-input = <TEGRA_PIN_ENABLE>;

+				nvidia,open-drain = <TEGRA_PIN_DISABLE>;

+			};

+			sdmmc1_dat1_pm4 {

+				nvidia,pins = "sdmmc1_dat1_pm4";

+				nvidia,function = "sdmmc1";