f91329b
diff --git a/drivers/gpu/drm/i915/i915_drv.c b/drivers/gpu/drm/i915/i915_drv.c
f91329b
index f737960..b1f8164 100644
f91329b
--- a/drivers/gpu/drm/i915/i915_drv.c
f91329b
+++ b/drivers/gpu/drm/i915/i915_drv.c
f91329b
@@ -509,6 +509,8 @@ i915_pci_remove(struct pci_dev *pdev)
f91329b
 {
f91329b
 	struct drm_device *dev = pci_get_drvdata(pdev);
f91329b
 
f91329b
+	pci_disable_device(pdev); /* core did previous enable */
f91329b
+
f91329b
 	drm_put_dev(dev);
f91329b
 }
f91329b
 
f91329b
diff --git a/drivers/gpu/drm/i915/intel_dp.c b/drivers/gpu/drm/i915/intel_dp.c
f91329b
index 300f64b..2e3db37 100644
f91329b
--- a/drivers/gpu/drm/i915/intel_dp.c
f91329b
+++ b/drivers/gpu/drm/i915/intel_dp.c
f91329b
@@ -795,7 +795,8 @@ static bool ironlake_edp_panel_on (struct intel_dp *intel_dp)
f91329b
 {
f91329b
 	struct drm_device *dev = intel_dp->base.base.dev;
f91329b
 	struct drm_i915_private *dev_priv = dev->dev_private;
f91329b
-	u32 pp, idle_on_mask = PP_ON | PP_SEQUENCE_STATE_ON_IDLE;
f91329b
+	u32 pp, idle_on = PP_ON | PP_SEQUENCE_STATE_ON_IDLE;
f91329b
+	u32 idle_on_mask = PP_ON | PP_SEQUENCE_STATE_MASK;
f91329b
 
f91329b
 	if (I915_READ(PCH_PP_STATUS) & PP_ON)
f91329b
 		return true;
f91329b
@@ -816,7 +817,7 @@ static bool ironlake_edp_panel_on (struct intel_dp *intel_dp)
f91329b
 	 */
f91329b
 	msleep(300);
f91329b
 
f91329b
-	if (wait_for((I915_READ(PCH_PP_STATUS) & idle_on_mask) == idle_on_mask,
f91329b
+	if (wait_for((I915_READ(PCH_PP_STATUS) & idle_on_mask) == idle_on,
f91329b
 		     5000))
f91329b
 		DRM_ERROR("panel on wait timed out: 0x%08x\n",
f91329b
 			  I915_READ(PCH_PP_STATUS));
f91329b
@@ -922,6 +923,7 @@ static void intel_dp_prepare(struct drm_encoder *encoder)
f91329b
 
f91329b
 	if (is_edp(intel_dp)) {
f91329b
 		ironlake_edp_backlight_off(dev);
f91329b
+		ironlake_edp_panel_off(dev);
f91329b
 		ironlake_edp_panel_on(intel_dp);
f91329b
 		if (!is_pch_edp(intel_dp))
f91329b
 			ironlake_edp_pll_on(encoder);