|
 |
5544c1b |
From cb97f34eca351d150574c724047709b76d00d08a Mon Sep 17 00:00:00 2001
|
|
|
5544c1b |
From: Francesco Lavra <francescolavra.fl@gmail.com>
|
|
|
5544c1b |
Date: Wed, 19 Sep 2012 05:51:58 +0000
|
|
|
5544c1b |
Subject: [PATCH] Versatile Express: Fix NOR flash 0 address and remove flash
|
|
|
5544c1b |
alias
|
|
|
5544c1b |
|
|
|
5544c1b |
In the A series memory map (implemented in the Cortex A15 CoreTile), the
|
|
|
5544c1b |
first NOR flash bank (flash 0) is mapped to address 0x08000000, while
|
|
|
5544c1b |
address 0x00000000 can be configured as alias to either the first or the
|
|
|
5544c1b |
second flash bank. This patch fixes the definition of flash 0 address,
|
|
|
5544c1b |
and for simplicity removes the alias definition.
|
|
|
5544c1b |
|
|
|
5544c1b |
Signed-off-by: Francesco Lavra <francescolavra.fl@gmail.com>
|
|
|
5544c1b |
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
|
|
|
5544c1b |
(cherry picked from commit 661bafb3e14bfffcb0a7c7910534c7944608ca45)
|
|
|
5544c1b |
|
|
|
5544c1b |
Signed-off-by: Michael Roth <mdroth@linux.vnet.ibm.com>
|
|
|
5544c1b |
---
|
|
|
5544c1b |
hw/vexpress.c | 7 ++-----
|
|
|
5544c1b |
1 file changed, 2 insertions(+), 5 deletions(-)
|
|
|
5544c1b |
|
|
|
5544c1b |
diff --git a/hw/vexpress.c b/hw/vexpress.c
|
|
|
5544c1b |
index b615844..454c2bb 100644
|
|
|
5544c1b |
--- a/hw/vexpress.c
|
|
|
5544c1b |
+++ b/hw/vexpress.c
|
|
|
5544c1b |
@@ -62,7 +62,6 @@ enum {
|
|
|
5544c1b |
VE_COMPACTFLASH,
|
|
|
5544c1b |
VE_CLCD,
|
|
|
5544c1b |
VE_NORFLASH0,
|
|
|
5544c1b |
- VE_NORFLASH0ALIAS,
|
|
|
5544c1b |
VE_NORFLASH1,
|
|
|
5544c1b |
VE_SRAM,
|
|
|
5544c1b |
VE_VIDEORAM,
|
|
|
5544c1b |
@@ -104,9 +103,8 @@ static target_phys_addr_t motherboard_legacy_map[] = {
|
|
|
5544c1b |
};
|
|
|
5544c1b |
|
|
|
5544c1b |
static target_phys_addr_t motherboard_aseries_map[] = {
|
|
|
5544c1b |
- /* CS0: 0x00000000 .. 0x0c000000 */
|
|
|
5544c1b |
- [VE_NORFLASH0] = 0x00000000,
|
|
|
5544c1b |
- [VE_NORFLASH0ALIAS] = 0x08000000,
|
|
|
5544c1b |
+ /* CS0: 0x08000000 .. 0x0c000000 */
|
|
|
5544c1b |
+ [VE_NORFLASH0] = 0x08000000,
|
|
|
5544c1b |
/* CS4: 0x0c000000 .. 0x10000000 */
|
|
|
5544c1b |
[VE_NORFLASH1] = 0x0c000000,
|
|
|
5544c1b |
/* CS5: 0x10000000 .. 0x14000000 */
|
|
|
5544c1b |
@@ -413,7 +411,6 @@ static void vexpress_common_init(const VEDBoardInfo *daughterboard,
|
|
|
5544c1b |
sysbus_create_simple("pl111", map[VE_CLCD], pic[14]);
|
|
|
5544c1b |
|
|
|
5544c1b |
/* VE_NORFLASH0: not modelled */
|
|
|
5544c1b |
- /* VE_NORFLASH0ALIAS: not modelled */
|
|
|
5544c1b |
/* VE_NORFLASH1: not modelled */
|
|
|
5544c1b |
|
|
|
5544c1b |
sram_size = 0x2000000;
|
|
|
5544c1b |
--
|
|
|
5544c1b |
1.7.12.1
|
|
|
5544c1b |
|