f375e62
From 7575e5a249f1bc38ee9498f2663771b1ccd7702e Mon Sep 17 00:00:00 2001
f375e62
From: =?UTF-8?q?=E9=99=B3=E9=9F=8B=E4=BB=BB=20=28Wei-Ren=20Chen=29?=
f375e62
 <chenwj@iis.sinica.edu.tw>
f375e62
Date: Wed, 14 Nov 2012 10:49:55 +0800
f375e62
Subject: [PATCH] target-mips: fix wrong microMIPS opcode encoding
f375e62
f375e62
While reading microMIPS decoding, I found a possible wrong opcode
f375e62
encoding. According to [1] page 166, the bits 13..12 for MULTU is
f375e62
0x01 rather than 0x00. Please review, thanks.
f375e62
f375e62
[1] MIPS Architecture for Programmers VolumeIV-e: The MIPS DSP
f375e62
    Application-Specific Extension to the microMIPS32 Architecture
f375e62
f375e62
Signed-off-by: Chen Wei-Ren <chenwj@iis.sinica.edu.tw>
f375e62
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
f375e62
(cherry picked from commit 6801038bc52d61f81ac8a25fbe392f1bad982887)
f375e62
f375e62
Signed-off-by: Michael Roth <mdroth@linux.vnet.ibm.com>
f375e62
---
f375e62
 target-mips/translate.c | 2 +-
f375e62
 1 file changed, 1 insertion(+), 1 deletion(-)
f375e62
f375e62
diff --git a/target-mips/translate.c b/target-mips/translate.c
f375e62
index 4e04e97..49907bb 100644
f375e62
--- a/target-mips/translate.c
f375e62
+++ b/target-mips/translate.c
f375e62
@@ -9486,7 +9486,7 @@ enum {
f375e62
 
f375e62
     /* bits 13..12 for 0x32 */
f375e62
     MULT_ACC = 0x0,
f375e62
-    MULTU_ACC = 0x0,
f375e62
+    MULTU_ACC = 0x1,
f375e62
 
f375e62
     /* bits 15..12 for 0x2c */
f375e62
     SEB = 0x2,